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Abstract—In this paper, a dual-buck voltage divider is further
studied to provide two arbitrary, instead of balanced, voltage
outputs. The two voltage outputs can be the same or different and
are robust against parameter drift. The low-frequency ripples in
one output are significantly reduced by actively diverting low-
frequency ripple currents away from the corresponding output.
Note that these are achieved by designing an advanced controller,
without changing the topology. The controller consists of a
PI controller to split the voltage, a repetitive controller and
a resonant controller to deal with the low-frequency ripples
at different frequencies. Experimental results are presented to
validate the effectiveness of the proposed strategy.
Index Terms—Voltage divider, dual-buck, voltage ripples, har-
monic current, DC microgrids.
I. INTRODUCTION
The development of power electronics techniques has made
the regulation of DC voltages become much more simple. As
a result, DC systems are becoming more and more attractive.
It is often an active voltage divider that is required in DC
systems to divide the DC-bus voltage into two voltage levels
that can be the same or different for loads with different
voltage requirements [1], as shown in Fig. 1. A neutral line
is then naturally formed so that, for example, inverters with
unbalanced loads can be operated. Importantly, the neutral
line also helps reduce leakage currents, which can cause
high electromagnetic interference (EMI) emission and risks
of electric shock if not well handled.
For such dividers, a widely-used solution is the half-bridge
topology [2], [3], where only two active switches, one inductor
and two small capacitors are required. As a result, it features
with simple structure, low cost and high efficiency. However,
since the two active switches are connected in series across
the DC bus, the half-bridge divider suffers from shoot-through
problems, which is a major killer to converters [4]. In order
to overcome this problem, a dual-buck divider was proposed
in [5], which has the inherent capability to avoid several fun-
damental problems caused by deadtime in standard two-level
converters, e.g., the shoot-through [6], [7] and also the current
and voltage distortion [8]. In this case, the performance of
voltage dividers is significantly improved. Conventionally, the
two voltages are controlled to be balanced [3], [5]. However,
it is often essential to have two different DC voltages, which
are required by the loads, as illustrated in Fig. 1.
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Fig. 1. A voltage divider in DC microgrids.
Apart from the unexplored DC, the AC ripples in low-
frequency, for example, the well-known double-frequency rip-
ples, of the two voltages could be a major concern, which
has not been investigated as well. For instance, large low-
frequency voltage ripples could considerably reduce the life-
time of PV, batteries and fuel cells [9]. In order to reduce
such ripples, bulky electrolytic capacitors are often used,
which, however, inevitably deteriorate system power density
and reliability. In light of this, many types of active circuits
without using bulky electrolytic capacitors have been proposed
to divert harmonic currents away from voltages to reduce
ripples; see [9] and the references therein. Such circuits can
be added to voltage dividers but this will increase system
complexity, cost, volume and weight.
In this paper, an advanced control strategy is proposed for
the dual-buck voltage divider developed in [5] to arbitrarily
split the DC-bus voltage with one voltage having significantly-
reduced low-frequency ripples so as to supply sensitive loads.
After analyzing the paths of the low-frequency harmonic
current, which may contain components at various frequencies
[10], e.g., the 2nd, 3rd and 5th harmonics corresponding to
the 50 Hz and/or 60 Hz fundamental frequencies of the power
sources, it is found that the paths of the harmonic current
can be diverted so that it only flows through one of the two
output capacitors. The controller consists of a PI controller to
split the DC-bus voltage, a repetitive controller and a resonant
controller to handle harmonics at different frequencies at the
same time so that the low-frequency voltage ripples can be
reduced to the greatest extent. It is shown that the reduction
of voltage ripples does not cause any problem to regulate DC
levels of the two voltages. It is worth highlighting that no
additional active switches or passive components are added to
achieve the aforementioned functions. Experimental results are
presented to validate the effectiveness of the proposed strategy.
II. CIRCUIT ANALYSIS
A. The Dual-buck Voltage Divider under Investigation
The dual-buck divider under investigation is shown in Fig.
2. It consists of two legs with their common point connected
to the midpoint of the split DC capacitors C+ and C−. There
are one active switch, one diode and one inductor for each
leg: Q1, D1 and LN1 for the left leg, and Q2, D2 and LN2
for the right leg, respectively. The input of the divider is the
DC-bus voltage VDC , which possibly contains a certain level
of ripples, and the outputs of the divider are the voltages V+
and V−, which are positive, with their sum equal to the input
voltage VDC . The voltages V+ and V− can be the same or
different, as required by the loads connected across the output
voltages V+ and V−. Loads with the appropriate voltage level
can also be connected across the input voltage VDC . Hence,
there are three levels of DC voltages, i.e., V+, V− and VDC .
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Fig. 2. The investigated dual-buck voltage divider proposed in [5].
As pointed out in [5], only one of the legs is operated to
reduce losses. When the left leg is in operation, iN > 0; when
the right leg is driven, iN < 0. When iN = 0, none of the
two legs is driven. The details on how to achieve this will be
discussed in the Section III.
B. Average Circuit Model
According to [1], [11], the average circuit model of the
divider can be built as shown in Fig. 3. A current source and
a voltage source are used to replace the two switches in one
leg, respectively. For example, the switch Q1 is represented
by a current source while the diode D1 is represented by a
voltage source. The currents flowing through the switch Q1
and the diode D1 can be given as
iQ1 = iLN1d1 (1)
iD1 = iLN1(1− d1) (2)
where iLN1 is the current carried by the inductor LN1 and
d1 is the duty cycle of the switch Q1. Similarly, the currents
carried by the switch Q2 and the diode D2 can be given as
iQ2 = iLN2d2 (3)
iD2 = iLN2(1− d2) (4)
where iLN2 is the current flowing through the inductor LN2
and d2 is the duty cycle of the switch Q2.
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Fig. 3. Average circuit model of the dual-buck voltage divider.
When the left leg is operated, iN > 0, and
d1 =
V−
VDC
(5)
d2 = 0. (6)
Substituting (5) and (6) into (1), (2), (3) and (4), there are
iQ1 =
V−
VDC
iLN1
iD1 =
V+
VDC
iLN1
iQ2 = 0
iD2 = 0.
When the right leg is operated, iN < 0 and
d1 = 0 (7)
d2 =
V+
VDC
. (8)
Accordingly, there are
iQ1 = 0
iD1 = 0
iQ2 =
V+
VDC
iLN2
iD2 =
V−
VDC
iLN2 .
When iN = 0, both the left and right legs are not driven (i.e.,
d1 = 0 and d2 = 0) and, hence, iQ1 = iD1 = iQ2 = iD2 = 0.
C. The Paths of the Harmonic Current ih
Depending on the input voltage VDC and the loads, the
input current IDC may not be a pure DC but contains a
certain level of harmonic components, which results in ripples
in the output voltages V+ and V−. Without proper control, the
harmonic current can flow through any of the switches, diodes,
capacitors and/or loads of the divider, as detailed below:
• When the left leg is driven, iN > 0 and the paths are
shown by the red dashed lines in Fig. 4(a). The harmonic
current ih flows through the left leg, the capacitors and
the loads. Because the current ripples ih flow through the
capacitors, voltage ripples appear at the outputs V+ and
V−.
• When the right leg is driven, iN < 0, and the paths of
the current ih are shown by the red dashed lines in Fig.
4(b). The harmonic current ih now flows through the right
leg, the capacitors and the loads. Again, voltage ripples
appear at the outputs V+ and V−.
• When iN = 0, no currents flow through either the left
leg or the right leg. In this case, the harmonic current ih
only flows through the capacitors and the loads, which,
of course, leads to voltage ripples at the outputs.
In order to reduce ripples in one of the two voltages, say V+,
all the ripple current ih should be contained in iN , as detailed
below:
• When the left leg is driven, iN > 0. The harmonic current
ih flows through the left leg, the capacitor C− and the
load R−, as shown by the red dashed lines in Fig. 5(a).
No ripple current flows through C+ and hence there is
no (low-frequency) voltage ripples in V+.
• When the right leg is driven, iN < 0. The harmonic
current ih flows through the right leg, the capacitor C−
and the load R−, as shown by the red dashed lines in
Fig. 5(b). No ripple current flows through C+ and hence
there is no (low-frequency) voltage ripples in V+.
• When iN = 0, no currents flow through either the left
leg or the right leg. In this case, it also means there is
no harmonic current ih and, of course, there is no (low-
frequency) voltage ripples in V+.
Indeed, applying the Kirchhoff’s current law to the average
circuit model shown in Fig. 3, there are
iC+ = IDC − iLN1d1 + iLN2(1− d2)− IR+ (9)
iLN1 = iLN2 + IR− − IR+ − iC+ + iC− (10)
iN = iLN1 − iLN2 (11)
iC− = iLN1(1− d1)− iLN2d2 − IR− + IDC , (12)
where iC+ , iC− , IR+ and IR− are the currents flowing through
the capacitors C+ and C−, and the loads R+ and R−,
respectively.
When the left leg is operated, iLN2 = 0 and iN > 0. Then,
(9), (10), (11) and (12) become
iC+ = IDC −
V−
VDC
iLN1 − IR+ (13)
iLN1 = IR− − IR+ − iC+ + iC− (14)
iN = iLN1 (15)
iC− =
V+
VDC
iLN1 − IR− + IDC . (16)
As a result, the capacitor current iC+ becomes zero when
iN = iLN1 =
VDC
V−
(IDC − IR+).
Then, (15) and (16) become
iC− =
VDC
V−
IDC − V+
V−
IR+ − IR− . (17)
In this case, the harmonic current ih does not flow through
the capacitor C+ any more, as shown in Fig. 5(a).
When the right leg is operated, iN < 0 and iLN1 = 0. In
this case, (9), (10), (11) and (12) can be re-written as
iC+ = IDC +
V−
VDC
iLN2 − IR+ (18)
−iLN2 = IR− − IR+ − iC+ + iC− (19)
iN = −iLN2 (20)
iC− = −
V+
VDC
iLN2 − IR− + IDC . (21)
When
iLN2 =
VDC
V−
(IR+ − IDC),
iC+ = 0 can be achieved. Then, (21) becomes
iC− =
VDC
V−
IDC − V+
V−
IR+ − IR− (22)
and the harmonic current path is shown by red dashed lines
in Fig. 5(b). It does not flow through the capacitor C+.
As a special case, iN = 0 and iC+ = 0 can only be achieved
when ih = 0. Otherwise, at least one of the legs is driven to
achieve iC+ = 0.
D. Arbitrary Split of the DC-bus Voltage
The regulation of the two voltage outputs can be achieved
by controlling the left and right legs, i.e., to regulate the duty
cycles d1 and d2, respectively. According to (5) and (8), 0 <
d1 < 1 and 0 < d2 < 1 are always achievable because V+ <
VDC and V− < VDC . Hence, the DC-bus voltage VDC can be
arbitrarily split as V+ and V−. Note that although the ripples
in the DC bus are all diverted to V−, it does affect the voltage
regulation.
III. CONTROL DESIGN
There are two control objectives, i.e., to split the DC-bus
voltage arbitrarily into two voltage outputs and to divert the
harmonic current away from the capacitor C+ to reduce the
ripples in V+.
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Fig. 4. The harmonic current paths of the divider as operated in [5] when (a) iN > 0; (b) iN < 0.
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Fig. 5. The intended harmonic current paths when (a) iN > 0; (b) iN < 0.
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Fig. 6. The proposed controller for the divider.
A. Splitting the DC-bus Voltage
According to (8), the control signal u can be chosen as the
duty cycle d2 of Switch Q2, i.e.,
u = d2 =
V+
VDC
.
In other words, the output voltage V+ can be controlled by
controlling the duty cycle d2. In order to achieve this, the
voltage V+ is measured as a feedback and a proportional-
integral (PI) controller can be used to regulate V+ around
its reference V ∗+, as shown in Fig. 6. The switching pulses
for Q2 can be generated by comparing u with a positive
sawtooth signal as shown in Fig. 6. When u ≤ 0, d2 = 0 and
d1 =
V−
VDC
= 1 − V+VDC . The switching pulses for Q1 can be
generated by comparing −u with the same positive sawtooth
signal as shown in Fig. 6. Hence, d1 = 0 when u ≥ 0 as well.
This matches the operational principles discussed in Section II.
Note that the outputs V+ and V− can be the same or different
without any restrictions. Once the voltage V+ is controlled,
the voltage V− is naturally maintained as V− = VDC − V+.
B. Diverting the Harmonic Current away from C+
Here, the capacitor current iC+ is controlled in order to
divert the harmonic current away from the capacitor C+. Note
that only the low-frequency components in iC+are consid-
ered. The capacitor C+ should be large enough to filter out
switching-frequency ripples. For this purpose, a low-pass filter
(LPF) is adopted to extract the low-frequency components in
the iC+ . In practice, the LPF can be constructed by adding a
resistor-capacitor circuit on the path of the measured iC+ .
In order to achieve the diversion of the harmonic current,
the reference current of iC+ is set to zero. In this paper, a
repetitive current controller is adopted to attenuate the major
harmonics. The repetitive controller consists of a proportional
controller Kr and an internal model given [2] by
C(s) =
Kr
1− ωis+ωi e−τds
.
For the 50 Hz fundamental frequency ω, ωi and τd can be
selected as ωi = 2550 rad/s and
τd = τ − 1
ωi
= 0.0196 s,
where τ = 2piω = 0.02 s.With such a repetitive controller, the
harmonics at multiples of the fundamental frequency ω can be
significantly attenuated. However, it is not able to deal with
harmonics at other frequencies, e.g. 120 Hz. In order to deal
with a different frequency component, the resonant controller
KR(s) =
∑
h=···
2ξω1s
s2 + 2ξhω1s+ (hw1)2
×Kh
can be added. The KR(s) is almost zero everywhere apart
from the harmonic frequencies hω1, which means harmonics
at different frequencies can be considered individually. The co-
efficients Kh can be chosen through trial-and-error in practice
with a larger value for lower harmonics but a smaller value
for higher harmonics. At the same time, the h can be selected
according to the knowledge of the input current IDC , e.g.,
which frequencies should be attenuated. If such knowledge is
not prior available, the spectrum of the IDC has to be checked
first and, based on this spectrum, the h, i.e., which frequencies
should be compensated, can be decided. Note that a repetitive
controller tuned at the relevant frequency can be used instead
of the resonant controller.
As shown in Fig. 6, the outputs of the repetitive current
controller and the resonant current controller are added to-
gether onto the output of the PI voltage controller to form the
final control signal, i.e., u, before sending to the pulse-width
modulation.
C. System Stability
As shown in Fig. 6, the controller has a parallel structure.
The upper voltage loop mainly deals with the DC component
of IDC while the lower repetitive and resonant current loops
deal with non-DC components in the IDC . In this case, the
three loops are decoupled in the frequency domain. As long
as each loop is stable, which can be easily achieved, then the
stability of the whole controller is naturally guaranteed [2].
IV. EXPERIMENTAL RESULTS
In order to verify the proposed strategy, an experimental test
system was assembled in the lab. The system is controlled by
TMS320F28335 DSP and the code of the controller is built
in MATLAB/SIMULINK R2013a and then downloaded to the
DSP with the sampling frequency of 4 kHz and the switching
frequency 15 kHz. The gains of the PI controller are 5 and 10
while the gain of the repetitive controller is selected as 15.
The DC-bus voltage of the divider is supplied by a Chroma
61860 grid simulator as
VDC = 340 + 9 sin(120× 2pit) + 10 sin(150× 2pit)
+5 sin(300× 2pit),
which includes a 340 V DC voltage and harmonic voltages at
three different frequencies, i.e., 120 Hz, 150 Hz and 300 Hz.
(a)
(b)
(c)
Fig. 7. System steady-state performance when V ∗+ = 200 V, V
∗
− = 140 V,
R+ = 100 Ω and R− = 470 Ω: (a) only with the PI controller; (b) only with
the PI and repetitive controllers; and (c) with the PI, repetitive and resonant
controllers.
The 150 Hz and 300 Hz ones are at the multiples of the
fundamental frequency 50 Hz. The repetitive controller is used
to attenuate both of them at the same time. The DC-bus
voltage also includes a 120 Hz component, which could be
due to the existence of a 60 Hz converter. It can be handled
by the resonant controller. In this case, the h in the resonant
controller is chosen as 12060 = 2 and the corresponding gain
Kh is selected as 50 with ξ = 0.01. The LPF for the current
measurement is selected as 10000s+10000 , of which the cut-off
frequency is 1589 Hz. It can be implemented with a 10 kΩ
resistor and a 0.01µF capacitor.
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Fig. 8. The currents iN1, iN2 and iN and the drive signals of the switches Q1
and Q2 (a) when iN > 0 with V ∗+ = 200 V, R+ = 100 Ω and R− = 470 Ω;
(b) when iN < 0 with V ∗+ = 140 V, R+ = 470 Ω and R− = 100 Ω.
In order to test the system performance with unbalanced
loads and capacitors, two different loads R+ and R− are
connected across the split capacitors C+ = 30µF and C− =
20µF, respectively. Two 2.2 mH inductors available in the lab
are used for LN1 and LN2, respectively, without optimizing
the inductance or size.
In the experiments, the PI controller, repetitive controller
and resonant controller are enabled one by one to show their
performance on the reduction of voltage ripples at different
frequencies. The corresponding experimental results are shown
in Fig. 7(a), (b) and (c), respectively. The recorded data of the
voltage V+ in experiments were sent to MATLAB to extract
the peak-peak value of its low-frequency ripple, which is 22 V
for the PI controller, 8 V for the PI controller plus the repetitive
controller, and 3 V for the PI controller together with the
repetitive controller and the resonant controller, as shown in
Fig. 7. This is consistent with the theoretical analysis.
As discussed before, only one of the two legs is in operation
at a time. In order to demonstrate this, the waveforms of iN1,
iN2, iN and the drive signals of Q1 and Q2 are shown in Fig.
8(a) and (b), after changing the V ∗+ and the loads to achieve
the two cases with iN < 0 and iN > 0, respectively. Note
that the switches Q1 and Q2 are turned off when the drive
signals are high. As shown in Fig. 8(a), only the left leg is in
operation when iN > 0 and, as shown in Fig. 8(b), only the
right leg is in operation when iN < 0.
V. CONCLUSIONS
In this paper, two unexplored features of dual-buck dividers,
i.e., arbitrary DC voltage levels and reduced low-frequency
ripples, have been investigated. An advanced control strategy
has been proposed to operate a dual-buck voltage divider
to split the DC-bus voltage arbitrarily. The low-frequency
ripples in one of the outputs are significantly reduced by
actively diverting harmonic currents away from the corre-
sponding output. All of these are achieved without adding any
additional active or passive components. Experimental results
have demonstrated the effectiveness of the proposed strategy.
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